Complete Guide to 4-Layer PCBs: Stack-up Structure, Standard Thickness and High
In the field of electronic hardware design, the 4-layer PCB is the optimal solution that balances cost, performance, stabilité, and manufacturing compatibility. It is also one of the most widely used multilayer circuit board structures in consumer electronics, contrôle industriel, IoT, and high-speed digital circuits. Compared with 2-layer PCBs, 4-layer PCBs can achieve independent power and ground plane layers, effectively reducing signal interference, optimizing impedance matching, and improving heat dissipation performance. Compared with advanced PCBs with 6 couches ou plus, they feature shorter production cycles, lower manufacturing costs, and higher yield rates.
During 4-layer Conception de PCB, hardware engineers often encounter problems such as unreasonable stack-up arrangements, incorrect dielectric thickness selection, improper power and ground plane partitioning, and uncontrolled impedance. These issues can directly lead to signal distortion, excessive EMC interference, PCB warpage, reduced mass-production yield, and other failures. This article provides a comprehensive breakdown of 4-layer PCB standard stack-up structures, industry-standard thickness parameters, sélection des matériaux, impedance design, routing rules, and mass-production considerations, offering a complete design guide that can be directly applied to high-speed, pouvoir, contrôle industriel, and other application scenarios.
1. What Is a 4-Layer PCB? Core Advantages and Application Scenarios
A 4-layer PCB is a printed circuit board containing four conductive copper layers. It is formed by laminating the top signal layer, inner dielectric layers, intermediate power/ground layers, and bottom signal layer. The core structure consists of the core material (Core) and prepreg material (PP), which are bonded together through high-temperature and high-pressure lamination to form an integrated PCB structure.
1.1 Core Advantages of 4-Layer PCBs
- Strong anti-interference capability: A dedicated and complete ground plane surrounds the signal layers, significantly reducing crosstalk and electromagnetic radiation, improving EMC/EMI performance, and meeting compliance requirements for industrial, automobile, and security equipment.
- High power stability: The independent power layer and ground layer form a parallel plate structure, increasing interlayer capacitance, optimizing power decoupling performance, suppressing power ripple, and supporting high-precision circuits.
- Sufficient routing space: The two inner layers provide additional routing space for complex traces, solving wiring congestion caused by high-density components and supporting miniaturized and highly integrated hardware products.
- Excellent cost-performance ratio: Compared with 6-layer and 8-layer PCBs, 4-layer PCBs have mature manufacturing processes, coûts contrôlables, and shorter lead times, making them the best choice for small and medium-volume production.
- Good structural stability: A symmetrical stack-up structure effectively balances lamination stress, reduces PCB warpage and deformation, and improves soldering yield.
1.2 Main Application Scenarios
4-layer PCBs are widely used in consumer electronics (Appareils à domicile intelligents, appareils portables), industrial control boards, électronique automobile, Modules IdO, high-speed interface circuits, power inverter equipment, security monitoring mainboards, embedded development boards, et d'autres applications. They are currently one of the mainstream PCB structures in the electronics industry.
2. Standard 4-Layer PCB Stack-Up Structure: Mainstream Arrangements and Comparison
The layer sequence of a 4-layer PCB directly determines circuit performance. The industry generally prefers symmetrical stack-up designs to avoid PCB warpage and uneven stress caused by lamination. A standard 4-layer PCB is typically defined as:
- L1 (Couche supérieure)
- L2 (Couche intérieure 1)
- L3 (Couche intérieure 2)
- L4 (Couche inférieure)
Two commonly used industrial-grade standard stack-up solutions are derived from this structure to meet different design requirements.
2.1 Solution One: L1 Signal, L2 Ground, L3 Power, L4 Signal
This is the mainstream stack-up structure used in more than 90% of industry applications. It provides an excellent balance between high-speed signal performance, power stability, and interference resistance, making it suitable for most consumer and industrial circuit designs.
- L1 Top Layer (Top Signal Layer):
Used for placing core components, high-speed signal traces, paires différentielles, and clock signals. Routing should be kept short, direct, and simple to reduce unnecessary traces. - L2 Inner Layer 1 (Complete Ground Plane GND):
A solid and fully covered ground plane without splits or large void areas. It provides a complete return path for top-layer signals, suppressing signal crosstalk and electromagnetic radiation. - L3 Inner Layer 2 (Power Layer PWR):
Used for arranging various power rails (3.3V, 5V, 12V, etc.). Power regions can be divided according to requirements. Together with the L2 ground plane, it forms coupling capacitance to optimize power filtering. - L4 Bottom Layer (Bottom Signal Layer):
Used for low-speed signal traces, auxiliary circuits, points de test, et connecteurs. High-frequency and critical clock signals are not recommended on this layer.
Advantages of this solution:
Signal layers are directly adjacent to a complete ground plane, providing the shortest return path, accurate impedance control, and the best EMC performance. It supports high-speed signal design. The symmetrical structure provides balanced mechanical stress and achieves the highest mass-production yield.
Scénarios applicables:
High-speed digital circuits, embedded motherboards, électronique automobile, systèmes de contrôle industriels, and devices requiring EMC certification.
2.2 Solution Two: L1 Signal, L2 Power, L3 Ground, L4 Signal
This is a basic and economical stack-up structure with a simple design and low design requirements. It is only suitable for low-speed circuit applications.
Structure arrangement:
L1 Top Signal Layer → L2 Power Layer → L3 Complete Ground Plane → L4 Bottom Signal Layer
Disadvantages of this solution:
The distance between the power and ground planes is relatively large, resulting in lower interlayer coupling capacitance and poor power filtering performance. The signal layer is adjacent to the power layer, which can easily introduce parasitic interference. High-frequency signals are prone to distortion, making it unsuitable for high-speed circuits.
Scénarios applicables:
Pure low-speed circuits, general power boards, simple control boards, and low-cost products without strict EMC requirements.
2.3 Key Design Restrictions
It is strictly prohibited to use asymmetrical stack-up arrangements such as:
- Two signal layers placed adjacent to each other
- Two power/ground layers placed adjacent to each other
Such designs will directly result in:
- Increased signal crosstalk
- Uncontrolled impedance
- PCB lamination warpage and deformation
- Excessive EMI radiation
- Dramatically increased production scrap rates
3. Detailed Explanation of Standard 4-Layer PCB Thickness: Épaisseur totale, Interlayer Dielectric and Copper Thickness Parameters
Épaisseur du PCB directly affects mechanical strength, correspondance d'impédance, performances thermiques, soldering processes, and mass-production yield. The thickness of a 4-layer PCB consists of four key parameters: overall board thickness, core thickness, PP dielectric thickness, and copper foil thickness. The industry has established a standardized parameter system for these specifications.
3.1 Standard Overall Thickness of 4-Layer PCBs
The industry-standard thickness range is 0.8mm to 2.0mm, parmi lesquels 1.6MM is the mainstream standard thickness. It accounts for more than 60% of market applications and provides an excellent balance between mechanical rigidity, heat dissipation capability, et performances électriques, making it suitable for most mass-production applications.
- 0.8mm–1.0mm (Thin PCB):
Suitable for lightweight portable devices, wearable electronics, and ultra-thin modules. It has relatively weak mechanical strength and may experience slight deformation, making it unsuitable for layouts with heavy components. - 1.6MM (Standard General-Purpose PCB):
The industry-standard choice for industrial and consumer electronics. It provides sufficient rigidity, balanced heat dissipation, strong impedance compatibility, and supports all mainstream SMT and soudure d'onde processus. - 2.0MM (Thick PCB):
Suitable for high-current power boards and industrial control equipment with high power requirements. It offers excellent mechanical strength, impact resistance, and heat dissipation performance, but is not suitable for ultra-thin product designs.
3.2 Detailed Interlayer Structure Thickness (Standard 1.6mm 4-Layer PCB)
A standard 1.6mm 4-layer PCB consists of top and bottom copper foils, two layers of PP prepreg, and a middle core layer laminated together. The detailed parameters are as follows (using standard industry FR-4 materials):
| Layer Structure | Material Specification | Épaisseur standard | Fonction principale |
|---|---|---|---|
| L1/L4 Outer Copper Foil | 1feuille de cuivre d'une once | 0.035mm/layer | Signal routing and component pad connections |
| Outer PP Dielectric Layer | 2116 préimprégné | 0.12mm/layer | Interlayer insulation and lamination stress buffering |
| Middle Core Layer | FR-4 core board | 1.2MM | Supports overall structure and ensures board rigidity |
| Inner Layer L2/L3 Copper Foil | 0.5oz/1oz copper foil | 0.0175mm/0.035mm | Power and ground plane conduction and shielding |
3.3 Copper Thickness Selection Guidelines
- Standard signal circuits:
Use 1oz copper for outer layers and 0.5oz copper for inner layers. This meets the current-carrying requirements of standard traces while providing the best cost efficiency. - High-current power circuits:
Use 1oz or thicker copper layers for both inner and outer layers to improve current-carrying capability and prevent traces from overheating and burning out. - High-frequency and high-speed circuits:
Prefer thinner copper designs to reduce skin effect losses and ensure signal transmission integrity.
3.4 Relationship Between Dielectric Thickness and Impedance Control
The thickness of the interlayer PP dielectric directly affects the accuracy of 50Impédance asymétrique Ω et 90Ω/100Ω differential impedance.
In high-speed designs, the dielectric thickness between the signal layer and ground plane is recommended to be controlled within 0.1mm–0.2mm, allowing accurate matching of standard impedance values. Excessive dielectric thickness will result in higher impedance, while insufficient thickness may easily cause interlayer short circuits and impedance control problems.
For conventional FR-4 materials, the dielectric constant (Dk) is typically stable within the range of 4.2–4.5, making it a widely used and cost-effective material choice.
4. Core Design Guidelines for 4-Layer PCBs
Based on the stack-up structure and thickness parameters, this section summarizes industry-standard, high-yield 4-layer PCB design rules, covering five key areas: plane design, routing guidelines, via design, impedance optimization, and EMC design.
4.1 Power/Ground Plane Design Guidelines
- Prioritize a complete ground plane:
The L2 ground layer should remain as fully covered as possible. Large-area voids and arbitrary splits are strictly prohibited. Maintaining complete signal return paths is the key factor in reducing EMI and suppressing crosstalk. - Proper power plane partitioning:
The L3 power layer can be divided according to different voltage levels. Sufficient isolation spacing (≥20mil) should be reserved between different voltage regions. Traces from different voltage domains must not cross between regions to avoid power interference. - Place decoupling capacitors close to power pins:
A 0.1μF decoupling capacitor should be placed as close as possible to IC power pins. Combined with the interlayer power-ground coupling capacitance, it can efficiently filter high-frequency ripple and stabilize the supply voltage. - Avoid ground plane splitting:
Dans les circuits à grande vitesse, splitting the main ground plane is strictly prohibited. A split ground plane extends signal return paths, causing severe interference and signal distortion.
4.2 High-Speed and Conventional Routing Rules
- Prioritize top-layer routing for high-speed signals:
Clock signals, differential signals, and high-frequency data lines should be routed on the L1 top layer, directly adjacent to the complete L2 ground plane. This ensures the shortest return path and eliminates interference caused by bottom-layer routing. - Strict length and spacing matching for differential pairs:
Differential signals such as USB, HDMI, RS485, and Ethernet must maintain consistent trace width and spacing. Length mismatch should be controlled within 5mil to avoid phase shift and signal attenuation issues. - Separate high-speed and low-speed signals:
High-frequency signals, analog signals, low-speed digital signals, and power traces should be physically separated to prevent interference between high/low voltage domains and fast/slow signals. - Use the bottom layer only for low-speed routing:
The L4 bottom layer should only contain general IO signals, power input lines, and low-speed control signals. High-frequency signals, clock signals, and sensitive signals should not be routed on this layer. - Avoid routing across split regions:
All signal traces must not cross gaps or split areas in power or ground planes. Sinon, signal return paths may be interrupted, causing signal integrity failures.
4.3 Via Design Guidelines
- Minimize vias for high-speed signals:
High-frequency and clock signals should avoid vias whenever possible. Vias introduce parasitic capacitance and inductance, causing impedance discontinuities and signal reflections that degrade transmission quality. - Standardize via dimensions:
The standard size for conventional signal vias is 0.3/0.6MM (drill diameter/pad diameter). High-current vias should use larger holes and multiple parallel vias to reduce conduction resistance. - Place ground vias densely and nearby:
Ground vias should be densely arranged around high-frequency signal areas and ICs to stabilize ground potential, reduce ground bounce noise, and improve shielding performance. - Avoid excessive use of blind and buried vias:
Standard 4-layer PCBs should prioritize through-hole vias. Blind and buried vias should only be used in high-density and high-precision applications to avoid increased manufacturing costs and process risks.
4.4 Key Points for Impedance and Thickness Matching Design
- Match standard impedance requirements:
Conventional single-ended signals should maintain 50Ω impedance, while differential signals should maintain 90Ω/100Ω impedance. Trace width and dielectric thickness should be adjusted according to the PCB manufacturer’s stack-up parameters. - Select thickness according to application requirements:
High-speed and high-frequency circuits should prioritize the standard 1.6mm épaisseur du panneau, which provides uniform dielectric thickness and the best impedance stability. Thin devices may use 0.8mm épaisseur, but board rigidity and impedance variation must be verified in advance. - Maintain a consistent symmetrical stack-up structure:
A symmetrical lamination design should be maintained throughout the PCB. Copper thickness and PP material specifications should be consistent between upper and lower layers to completely prevent PCB warpage and Soudure SMT défauts.
4.5 EMC/EMI Optimization Design Guidelines
- Add grounding shielding vias around critical components and high-frequency routing areas to form a shielding fence and isolate internal and external electromagnetic interference.
- Reserve a complete ground shielding ring around the edge of the power plane to reduce electromagnetic radiation leakage from board edges.
- Connect analog ground and digital ground at a single point to avoid ground loop interference and improve circuit noise immunity.
5. Common 4-Layer PCB Design Errors and Mass-Production Avoidance Guide
Based on industrial mass-production cases, this section summarizes common engineering mistakes and provides solutions to prevent defects, improve design approval rates, and increase production yield.
- Error 1: Asymmetrical stack-up structure
Randomly changing the positions of power and ground layers causes uneven lamination stress, resulting in large-scale PCB warpage. This prevents proper SMT alignment with the stencil and causes soldering defects such as insufficient soldering and component displacement.
Solution: Always use the standard symmetrical stack-up: L1 Signal – L2 Ground – L3 Power – L4 Signal. - Error 2: Large-area ground plane splitting or voids
Cutting the ground plane arbitrarily to avoid routing breaks signal return paths, resulting in failed EMC testing, signal jitter, and distortion.
Solution: Adjust routing first and keep the ground plane intact. Ground plane splitting is strictly prohibited in areas corresponding to high-frequency signals. - Error 3: Incorrect dielectric thickness selection
Using excessively thick dielectric layers in high-speed circuits causes impedance deviation and signal delay. Excessively thin dielectric layers may result in insufficient voltage withstand capability and potential short circuits.
Solution: Use fixed 0.12MM 2116 PP material for high-speed applications and follow standard stack-up parameters for conventional designs. - Error 4: High-speed signals using vias or crossing split areas
High-frequency signals crossing power plane splits or using excessive vias can cause signal integrity failures and unstable equipment operation.
Solution: Route high-speed signals on the top layer with short and direct traces, avoiding vias and split crossings. - Error 5: Copper thickness mismatch with current requirements
Using thin copper designs for high-current circuits causes trace overheating, excessive voltage drop, and PCB burning failures.
Solution: Upgrade to 1oz ou cuivre plus épais for high-current applications, increase trace width, and use multiple vias for current distribution.
6. 4-Layer PCB Design FAQ
T1: Does a 4-layer PCB have to use a 1.6mm thickness?
Non. 1.6MM is the general optimal standard thickness. Thin devices may use 0.8mm/1.0mm, while high-power industrial control equipment may use 2.0MM. The selection should be based on product structure, thermal requirements, and current-carrying requirements, while prioritizing symmetrical stack-up and stable impedance.
T2: Can the ground layer and power layer of a 4-layer PCB be swapped?
For low-speed and low-cost circuits, they can be swapped. Cependant, for high-speed circuits or products requiring EMC certification, this is strictly prohibited. A power layer adjacent to the signal layer introduces parasitic interference, while placing the ground layer close to the signal layer provides optimal shielding and return current performance.
T3: Does a 4-layer PCB require impedance control?
If the design includes high-speed interfaces, differential signals, clock signals, or RF traces, impedance control is mandatory. For purely low-speed power circuits and standard IO circuits, impedance control may not be required, simplifying the design and reducing cost.
T4: How can PCB lamination warpage be avoided?
The key is to maintain symmetry in:
- Structure empilable
- Épaisseur du cuivre
- Épaisseur diélectrique
Avoid large-area copper on only one side or one-sided void areas. By strictly following standard lamination parameters, PCB warpage can be controlled within industry-standard limits.
7. Résumé
The core of 4-layer PCB design lies in standardized stack-up selection, precise thickness matching, signal integrity optimization, and EMC-compliant design.
For more than 90% of consumer and industrial hardware products, adopting the symmetrical stack-up structure of:
L1 Signal – L2 Complete Ground – L3 Power – L4 Signal
combined with the standard 1.6mm épaisseur du panneau, can effectively balance performance, coût, and mass-production stability.
Pendant le processus de conception, engineers must strictly follow four key principles:
- Maintain complete ground planes
- Keep high-speed signals close to ground references
- Achieve accurate impedance matching
- Maintain symmetrical stack-up structures
By avoiding common routing and structural design errors, the PCB can meet high-speed signal transmission requirements, EMC certification standards, and maximize production yield. These principles are the foundation of efficient and standardized 4-layer PCB design.
Long-tail keyword expansion:
How to stack a 4-layer PCB, four-layer PCB thickness selection criteria, 4-layer PCB high-speed routing techniques, four-layer PCB impedance calculation methods, 4-layer PCB mass-production design standards
